DM74LS164
8-Bit Serial In/Parallel Out Shift Register

General Description
These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

Features
- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 80 mW

Ordering Code:

<table>
<thead>
<tr>
<th>Order Number</th>
<th>Package Number</th>
<th>Package Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DM74LS164M</td>
<td>M14A</td>
<td>14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow</td>
</tr>
<tr>
<td>DM74LS164N</td>
<td>N14A</td>
<td>14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide</td>
</tr>
</tbody>
</table>

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Function Table

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear</td>
<td>Clock</td>
</tr>
<tr>
<td>L</td>
<td>X</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>↑</td>
</tr>
<tr>
<td>H</td>
<td>↑</td>
</tr>
<tr>
<td>H</td>
<td>↑</td>
</tr>
</tbody>
</table>

H = HIGH Level (steady state)
L = LOW Level (steady state)
X = Don’t Care (any input, including transitions)
↑ = Transition from LOW-to-HIGH level
Q_{AD}, Q_{BD}, Q_{HD} = The level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
Q_{AE}, Q_{GE} = The level of Q_A or Q_G before the most recent ↑ transition of the clock, indicates a one-bit shift.
Absolute Maximum Ratings (Note 1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>7V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage</td>
<td>7V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Free Air Temperature Range</td>
<td>0°C to +70°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65°C to +150°C</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” tables will define the conditions for actual device operation.

Recommended Operating Conditions

- \( T_A = 25°C \) and \( V_{CC} = 5V \)

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ (Note 3)</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_I )</td>
<td>Input Clamp Voltage</td>
<td>( V_{CC} = \text{Min}, I_I = -18 ) mA</td>
<td>-1.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_H )</td>
<td>HIGH Level Input Voltage</td>
<td>( V_{CC} = \text{Min}, I_{OH} = \text{Max} )</td>
<td>2.7</td>
<td>3.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_L )</td>
<td>LOW Level Input Voltage</td>
<td>( V_{CC} = \text{Min}, I_{OL} = \text{Max} )</td>
<td>0.35</td>
<td>0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( I_I )</td>
<td>Input Current @ Max Input Voltage</td>
<td>( V_{CC} = \text{Max}, V_I = 7V )</td>
<td>0.1</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_H )</td>
<td>HIGH Level Input Current</td>
<td>( V_{CC} = \text{Max}, V_I = 2.7V )</td>
<td>20</td>
<td>( \mu A )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_L )</td>
<td>LOW Level Input Current</td>
<td>( V_{CC} = \text{Max}, V_I = 0.4V )</td>
<td>-0.4</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{OS} )</td>
<td>Short Circuit Output Current</td>
<td>( V_{CC} = \text{Max} )</td>
<td>-20</td>
<td>-100</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Supply Current</td>
<td>( V_{CC} = \text{Max} )</td>
<td>16</td>
<td>27</td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

Note 3: All typicals are at \( V_{CC} = 5V, T_A = 25°C \).

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

at \( V_{CC} = 5V \) and \( T_A = 25°C \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>From (Input) To (Output)</th>
<th>( R_L = 2 ) kΩ</th>
<th>( C_L = 15 ) pF</th>
<th>( C_L = 50 ) pF</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{MAX} )</td>
<td>Maximum Clock Frequency</td>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>( t_{PLH} )</td>
<td>Propagation Delay Time LOW-to-HIGH Level Output</td>
<td>Clock to Output</td>
<td>27</td>
<td>30</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{PHL} )</td>
<td>Propagation Delay Time HIGH-to-LOW Level Output</td>
<td>Clock to Output</td>
<td>32</td>
<td>40</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{PHL} )</td>
<td>Propagation Delay Time HIGH-to-LOW Level Output</td>
<td>Clock to Output</td>
<td>36</td>
<td>45</td>
<td>45</td>
<td>ns</td>
</tr>
</tbody>
</table>
Physical Dimensions inches (millimeters) unless otherwise noted

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
Package Number M14A
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com